Performance Criticality as a Foundation for CXL Memory Management

Growing memory demands and limits to DRAM scaling are driving a shift toward heterogeneous memory. Compute Express Link (CXL) enables memory expansion and pooling across resources with different latency, bandwidth, and sharing characteristics. Realizing these benefits requires operating systems to understand how memory-management decisions affect application performance. Traditional signals such as access frequency and utilization describe activity without capturing its performance consequences.